![word clock signal word clock signal](https://i.pinimg.com/736x/3f/6b/1d/3f6b1da0d922303d39a9d663bdb28d93--sequencing-words-transition-words.jpg)
When 8251 Block Diagram in Microprocessor is in the asynchronous mode an4 it is ready to accept a character, it looks for a low level on the RxD line.
#Word clock signal serial#
The receiver accepts serial data on the RxD line, converts this serial data to parallel format, checks for bits or characters that are unique to the communication technique and sends an “assembled” character to the CPU.
![word clock signal word clock signal](https://i.pinimg.com/originals/ae/41/8b/ae418b29e6d28b95d610c7f04d37f732.jpg)
It can be programmed by writing proper mode word in the mode set register. In asynchronous mode TxC is 1, 16, or 64 times the baud rate. In the synchronous mode TxC is equivalent to the ‘baud rate, and is supplied by the modem. TxC (Transmitter Clock) : This clock controls the rate at which characters are transmitted by USART. In the synchronous mode, if the CPU has failed to load a new character in time, T圎 will go high momentarily as SYN characters are loaded into the transmitter to fill the gap in transmission. A high on this line indicates that the output buffer is empty. T圎 (Transmitter Empty) : This is an output signal. This signal is reset when a data byte is loaded into the bliffer register. It can be used as an interrupt to the system or, for polled operation, the CPU can ‘check TxRDY using the status read operation. TxRDY (Transmit Ready ) : This output signal indicates CPU that buffer register is empty and the USART is ready to accept a data character. It accepts and issues signals both externally and internally to accomplish this function. It manages all activities associated with the transmission of serial data. In synchronous mode no extra bits (other than parity, if enable) are generated by the transmitter. In the asynchronous mode the transmitter always adds START bit depending on how the unit is programmed, it also adds an optional even or odd parity bit, and either 1, 1 1/2, or 2 STOP bits. The output register then transmits serial data on the TxD pin.
![word clock signal word clock signal](https://ecdn.teacherspayteachers.com/thumbitem/Time-Order-Words-033824400-1383540569-1500876149/original-958482-3.jpg)
The CPU writes a byte in the buffer register, Which is transferred to the output register when it is empty. It has two registers : A buffer register to hold eight bits and an output register to convert eight bits into a stream of serial bits. The transmit buffer accepts parallel data from the CPU, adds the appropriate framing information, serializes it, and transmits it on the TxD pin on the falling edge of TxC. It contains the control word register and command word register that stores the various control formats for the device functional definition. It decodes control signals on the 8085 control bus into signals which controls the internal and external I/O bus. This functional block accepts inputs from the system control bus and generates control signals for overall device operation. Along with the data, control word, command words and status information are also transferred through the Data Bus Buffer. This tri-state, bi-directional, 8-bit buffer is used to interface 8251 Block Diagram in Microprocessor to the system data bus.